View RT9186AGF_7944840.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rt9186a/b ? ds9186a/b-12t00 march 2013 www.richtek.com 1 ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. pin configurations low profile 500ma ldo with enable and power good/reset ordering information features z z z z z 2.5v to 5.5v wide input range z z z z z guaranteed 500ma output current z z z z z low 160mv dropout at 500ma z z z z z 1.8v/2.5v/3.3v preset output voltage version with adjustable range from 0.8v to 4.5v. z z z z z reset output with 6ms (typ.) delay time z z z z z power good output z z z z z low 190 a ground pin current z z z z z 0.1 a shutdown current z z z z z thermal and over current protection z z z z z rohs compliant and 100% lead (pb)-free applications z notebook computer z pdas/shds z pcmcia/cardbus card product z mobile phone marking information for marking information, contact our sales representative directly or through a richtek distributor located in your area. (top view) rt9186a rt9186b general description the rt9186 is a low-dropout linear regulator providing up to 500ma load current with 160mv dropout. it is especially designed for the application of portable and smart handheld device. the rt9186 operates from 2.5v to 5.5v supply. the internal p-mosfet pass transistor allows the regulator to work with 190 a low quiescent current. its preset output voltage version covers the most frequently used values, including 1.8v/2.5v/3.3v. output voltage can also be adjusted via the adj pin for those other than the preset values. with only 0.1 a required in the shut down mode, one enable pin is able to control output on/off. rt9186a contains pgood function. on the other hand, rt9186b contains rst function with 6ms (typ.) time delay. msop-8 vdfn-8l 3x3 note : richtek products are : rohs compliant and compatible with the current require- ments of ipc/jedec j-std-020. suitable for use in snpb or pb-free soldering processes. msop-8 vdfn-8l 3x3 5 6 7 8 4 3 2 vin vout vout adj gnd en pgood vin vin en vin 5 6 7 8 4 3 2 vout vout adj gnd rst rt9186a/b package type f : msop-8 qv : vdfn-8l 3x3 (v-type) lead plating system p : pb free g : green (halogen free and pb free) ? output voltage default : adjustable 18 : 1.8v 25 : 2.5v 33 : 3.3v a : power good function b : reset function 9 7 6 5 1 2 3 4 8 vin en vin vout vout adj gnd pgoog nc 9 7 6 5 1 2 3 4 8 vin en vin vout vout adj gnd rst nc
rt9186a/b 2 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. typical application circuit figure 1. fixed voltage regulator figure 2. adjustable voltage regulator note1 : r2 should be less than 80k to ensure regulation. note2 : x5r or x7r in put capacitor ?1 f is recommended for output stability. pin description ) r r (1 0.8 v 2 1 out + = pin number msop-8 vdfn-8l 3x3 pin name pin function 1, 2 1, 2 vin power input voltage. 3 3 pgood (rt9186a) power good indicator. (rt9186a). 3 3 rst (rt9186b) open-drain active-low reset output. connect a 100k to vout to obtain output voltage. in shutdown the rst output is low. 4 4 en enable control input (active-high). there should be a pull low resistor 100k connected to gnd when the control signal is floating. 5 5 gnd ground. 6 6 adj output voltage setting. connect to gnd for fixed output voltage model. 7, 8 7, 8 vout output voltage. 9 9 nc no internal connection. vin en gnd vout adj pgood/r st rt9186a/b v out c out c in v in 100k 10uf to c 1uf enable r pgood/rst vin en gnd vout adj pgood/r st rt9186a/b v out c out c in v in r 1 r 2 to c 100k 10uf 1uf r pgood/rst enable
rt9186a/b 3 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. function block diagram - rt9186a - - rt9186b - thermal shutdown vout shutdown logic en gnd output mode comparator + - adj vin error amplifier + - 0.8v reference current limit sensor + - 100mv delay timer + - rst 80% reference thermal shutdown vout shutdown logic en gnd output mode comparator + - adj vin error amplifier + - 0.8v reference current limit sensor + - 100mv + - pgood 80% reference
rt9186a/b 4 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. timing diagram recommended operating conditions (note 4) z input v oltage ----------------------------------------------------------------------------------------------------------------- 2 .5v to 5.5v z junction temperature range --------------------------------------------------------------------------------------------- ? 40 c to 125 c z ambient temperature range --------------------------------------------------------------------------------------------- ? 40 c to 85 c absolute maximum ratings (note 1) z input v oltage ----------------------------------------------------------------------------------------------------------------- 7 v z storage temperature range --------------------------------------------------------------------------------------------- ? 65 c to 150 c z lead temperature (soldering, 10 sec.) -------------------------------------------------------------------------------- 260 c z power dissipation, pd @ t a = 25 c msop-8 ---------------------------------------------------------------------------------------------------------------------- 0.625w vdfn-8l 3x3 ---------------------------------------------------------------------------------------------------------------- 0.952w z package thermal resistance (note 2) msop-8, ja ----------------------------------------------------------------------------------------------------------------- 160 c/w vdfn-8l 3x3, ja ----------------------------------------------------------------------------------------------------------- 105 c/w z junction temperature ------------------------------------------------------------------------------------------------------ 150 c z esd susceptibility (note 3) hbm (human body model ) ----------------------------------------------------------------------------------------------- 2kv v in v out pgood function (rt9186a) 80% of v out (normal) delay time (typ.) 6ms reset function (rt9186b)
rt9186a/b 5 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. electrical characteristics (v in = v out(nom) + 500mv or v in = +2.5v (whichever is greater), t a = 25 c, unless otherwise specified) parameter symbol test conditions min typ max unit general specification input under voltage lock-out v uvlo 2.0 2.3 2.4 v output voltage accuracy (preset mode) v out i out = 1ma to 500ma ? 3 0 3 % adjustable output voltage range v out_adj 0.8 -- 4.5 v adj pin voltage v ad j 0.784 0.8 0.816 v adj input bias current i adj v ad j = +0.8v -- 10 100 na short circuit current limit i lim v out = 0v 0.9 1.4 2.0 a quiescent current (note 5) i q i out = 0ma -- 190 250 a v out = 2.5v -- 200 330 dropout voltage (note 6) v drop i out = 500ma v out = 3.3v -- 160 220 mv line regulation v line v out + 0.1v < v in < 5.5v i out = 5ma -- 0.02 0.125 %/v load regulation (note 7) v load i out = 1ma to 500ma -- 21 40 mv chip enable standby current i stby v in = 5.5v -- 0.1 2 a logic-low voltage v en l v in = 2.5v -- -- 0.7 en threshold logic-high voltage v en h v in = 5.5v 1.6 -- -- v en input bias current i en v ce = 5.5v -- 20 100 na reset reset output low voltage v ol reset output sinking 2ma -- 50 100 mv output high leakage current v rst = 5v -- -- 100 na threshold to output voltage rising edge, referred to v out 77 80 83 % reset delay time t delay rising edge of v out to v rst 0.7 6 8 ms power good pgood output low voltage pgood output sinking 2ma -- 50 100 mv output high leakage current v pgood = 5v -- -- 100 na threshold to output voltage rising edge, referred to v out 77 80 83 % thermal protection thermal shutdown temperature t sd -- 160 -- c thermal shutdown hysteresis t sd -- 30 -- c
rt9186a/b 6 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. note 1. stresses beyond those listed ? absolute maximum ratings ? may cause permanent damage to the device. these are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions may affect device reliability. note 2. ja is measured at t a = 25 c on a single-layer and four-layer test board of jedec 51. the measurement case position of jc is on the lead of the package. note 3. devices are esd sensitive. handling precaution is highly recommended. note 4. the operating conditions beyond the recommended range is not guaranteed. note 5. quiescent, or ground current, is the difference between input and output currents. it is defined by i q = i in - i out under no load condition (i out = 0ma). the total current drawn from the supply is the sum of the load current plus the ground pin current. note 6. the dropout voltage is defined as v in -v out , which is measured when v out is v out(normal) ? 100mv. note 7. regulation is measured at constant junction temperature by using a 20ms current pulse. devices are tested for load regulation in the load range from 1ma to 300ma and 500ma respectively.
rt9186a/b 7 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. typical operating characteristics c in = 1 f(x7r ceramic), c out = 10 f(y5v ceramic), t a = 25 c, unless otherwise specified. short circuit current limit vs. temperature 1.40 1.45 1.50 1.55 1.60 -50-25 0 25 50 75100125 temperature short circuit current limit (a) 1 v en = v in = 3.3v v out = 1.8v r l = 0 ( c) time (1 ms/div) v en = v in = 3.3v v out = 1.8v r l = 0 short circuit current limit (a) 2 1.5 1 0.5 0 short circuit current limit input voltage vs. output voltage 0 0.5 1 1.5 2 2.5 3 3.5 2 2.7 3.4 4.1 4.8 5.5 input voltage (v) output voltage (v) no load i load = 500ma v out = 3.3v output voltage vs. input voltage output voltage vs. temperature 1.7 1.9 2.1 2.3 2.5 2.7 2.9 3.1 3.3 -50 -25 0 25 50 75 100 125 temperature output volatge (v) v out = 2.5v v out = 1.8v v out = 3.3v v en = v in = 5v r l = ( c) quiescent current vs. temperature 130 150 170 190 210 230 -50 -25 0 25 50 75 100 125 temperature quiescent current (ua) 1 v en = v in = 3.3v v out = 1.8v r l = ( c) dropout voltage vs. load current 0 50 100 150 200 250 0 100 200 300 400 500 load current (ma) dropout voltage (mv) v out = 2.5v t j = 125 c t j = ? 40 c t j = 25 c
rt9186a/b 8 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. line transient response input voltage(v) output voltage deviation(mv) 20 0 -20 4 3 i load = 100ma v out = 1.8v without c in time (50us/div) load transient response time (50us/div) load current (a) 20 0 -20 0.4 0.2 0 v out = 1.8v v in = 3.3v i load = 1 to 250ma output voltage deviation(mv) reset response time (10ms/div) v in = v en (2v/div) v out (2v/div) i load = 50ma v out = 3.3v without c in v rst (2v/div) reset response time (1ms/div) v en (2v/div) v out (2v/div) v rst (2v/div) i load = 50ma v out = 3.3v v in = 3.8v shutdown response time (100us/div) 4 2 0 en voltage (v) output voltage (v) 3 2 1 0 i load = 500ma, v out = 3.3v, v in = 5v pgood response time (1ms/div) v en (2v/div) v out (2v/div) v pgood (2v/div) i load = 50ma v out = 3.3v v in = 3.8v
rt9186a/b 9 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. application information capacitor selection and regulator stability careful selection of the external capacitors for rt9186 is highly recommended in order to remain high stability and performance. regarding the input capacito r, connecting an x7r or x5r ceramic capac itor which is ?1 f between input and ground is a must. distance less than 1 cm between input pin and ground of rt9186 is recommended to avoid any unstability. with larger value of capacitor adding on lower esr could result in better performance for both psrr and line transient response. regarding the output capacitor, connecting a10 f capacitor between output and ground is a must. any capacitor is acceptable only with a highlight of relation between esr region and load current, shown in below. output capacitor with larger capacitance can reduce noise and improve load transient response, stability, and psrr. the same as input capacitor, distance less than 1 cm between output pin and ground of rt9186 is recommended to avoid any unstability. region of stable c out esr vs. load current 0.01 0.10 1.00 10.00 100.00 0 100 200 300 400 500 load current (ma) c out esr ( ? ) instable instable stable 1 10 100 v in = 3v 0.01 0.10 input-output (dropout) voltage a regulator ? s minimum input-to-output voltage differential (dropout voltage) determines the lowest usable supply voltage. in battery-powered systems, this determines the useful end-of-life battery voltage. because the device uses a p-mosfet, its dropout voltage is a function of drain-to- source on-resistance, r ds(on) , multiplied by the load current: v dropout = v in -v out = r ds(on) i out over-current and short-circuit protection the rt9186 continuously monitors output current to provide maximum safety. in the event of output over current or short-circuit, over-current protection function will activate and override the voltage regulation function to limit output current at 1.4a typically. large power dissipation at this condition may cause chip temperature to raise and trigger the over temperature protection if over-current or short- circuit is not removed in a short time power good and reset the power good and the reset output is an open-drain output. connect an 100k pull up resistor to v out to obtain an output voltage. the power good will output high immediately after the output voltage arrives 80% of normal output voltage. in the same situation, the reset will output high with 6ms delay time. see timing diagram and typical operating characteristics. adjustable operation the output voltage of rt9186 is adjustable from 0.8v to 4.5v by an external voltage divider as shown in typical application circuit figure 2. the value of r2 should be less than 80k to ensure regulation. chip enable operation pull the en pin low to drive the device into shutdown mode. at the same ti me, pin 3 (pgood/rst) is pulled low. during shutdown mode, the standby current drops to 0.1 a (typ). the output voltage decay rate is determined by the external capacitor and load current. drive the en pin high to turn on the device again.
rt9186a/b 10 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. reverse current path the p-mosfet pass element of rt9186 has an inherendiode connected between the regulator input and output as shown in figure 3. the inherent diode will be forward biased and conduct an unlimited current if v out is sufficiently higher than v in . a schottky diode is recommended connecting parallel with the inherent diode in the application where output voltage may be higher than input voltage as shown in figure 4. this schottkly will clamp the forward bias voltage to 0.3v and conduct the possible current to protect the rt9186 from damage by unlimited current. vin vout vin vout figure 3. inherent diode of p-mosfet pass transistor figure 4. schottkly diode parallel with the ingerent diode thermal considerations thermal protection limits power dissipation in rt9186a/b. when the operation junction temperature exceeds 160 c, the otp circuit starts the thermal shutdown function and turns the pass element off. the pass element turn on again after the junction temperature cools by 30 c. for continuous operation, do not exceed absolute maximum operation junction temperature 125 c. the power dissipation definition in device is : p d = (v in ? v out ) x i out + v in x i q figure 5 the maximum power dissipation depends on the thermal resistance of ic package, pcb layout, the rate of surroundings airflow and temperature difference between junction to ambient. the maximum power dissipation can be calculated by following formula : p d(max) = (t j(max) ? t a ) / ja where t j(max) is the maximum operation junction temperature 125 c, t a is the ambient temperature and the ja is the junction to ambient thermal resistance. for recommended operating conditions specification of rt9186a/b, where t j(max) is the maximum junction temperature of the die (125 c) and t a is the maximum ambient temperature. the junction to ambient thermal resistance ja is layout dependent. for vdfn-8l 3x3 package, the thermal resistance ja is 105 c/w on the standard jedec 51-3 single-layer 1s thermal test board and 70 c/w on the standard jedec 51-7 4-layers 2s2p thermal test board. the maximum power dissipation at t a = 25 c can be calculated by following formula : p d(max) = (125 c ? 25 c) / 105 = 0.952w for single-layer 1s board p d(max) = (125 c ? 25 c) / 70 = 1.428w for 4-layers 2s2p board the maximum power dissipation depends on operating ambient temperature for fixed t j(max) and thermal resistance ja . the figure 5 of derating curves allows the designer to see the effect of rising ambient temperature on the maximum power allowed. 0 250 500 750 1000 1250 1500 0 25 50 75 100 125 ambient temperature (c) maximum power dissipation (mw) dfn-8l at 4-layers pcb msop-8 at 1-layers pcb dfn-8l at 1-layers pcb
rt9186a/b 11 ds9186a/b-12t00 march 2013 www.richtek.com ? copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. layout consideration good board layout practices must be used or instability can be induced because of ground loops and voltage drops. the input and output capacitors must be directly connected to the input, output, and ground pins of the device using traces which have no other currents flowing through them. the best way to do this is to layout c in and c out near the device with short traces to the v in , v out , and ground pins. the regulator ground pin should be connected to the external circuit ground so that the regulator and its capacitors have a ? single point ground ? . it should be noted that stability problems have been seen in applications where ? vias ? to an internal ground plane were used at the ground points of the device and the input and output capacitors. this was caused by varying ground potentials at these nodes resulting from current flowing through the ground plane. using a single point ground technique for the regulator and it ? s capacitors fixed the problem. since high current flows through the traces going into v in and coming from v out , kelvin connect the capacitor leads to these pins so there is no voltage drop in series with the input and output capacitors. optimum performance can only be achieved when the device is mounted on a pc board according to the msop-8 board layout diagram. msop-8 board layout gnd set en + v out v in gnd pgood / rst +
rt9186a/b 12 ds9186a/b-12t00 march 2013 www.richtek.com copyright 2013 richtek technology corporation. all rights reserved. is a registered trademark of ric htek technology corporation. outline dimension l d e e1 e a b a1 a2 8-lead msop plastic package dimensions in millimeters dimensions in inches symbol min max min max a 0.810 1.100 0.032 0.043 a1 0.000 0.150 0.000 0.006 a2 0.750 0.950 0.030 0.037 b 0.220 0.380 0.009 0.015 d 2.900 3.100 0.114 0.122 e 0.650 0.026 e 4.800 5.000 0.189 0.197 e1 2.900 3.100 0.114 0.122 l 0.400 0.800 0.016 0.031
13 ds9186a/b-12t00 march 2013 www.richtek.com rt9186a/b richtek technology corporation 5f, no. 20, taiyuen street, chupei city hsinchu, taiwan, r.o.c. tel: (8863)5526789 richtek products are sold by description only. richtek reserves the right to change the circuitry and/or specifications without notice at any time. customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a richtek product. information furnish ed by richtek is believed to be accurate and reliable. however, no responsibility is assumed by richtek or its subsidiaries for its use; nor for any infringeme nts of patents or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of r ichtek or its subsidiaries. dimensions in millimeters dimensions in inches symbol min max min max a 0.800 1.000 0.031 0.039 a1 0.000 0.050 0.000 0.002 a3 0.175 0.228 0.007 0.009 b 0.200 0.300 0.008 0.012 d 2.950 3.050 0.116 0.120 d2 2.250 2.350 0.089 0.093 e 2.950 3.050 0.116 0.120 e2 1.450 1.550 0.057 0.061 e 0.650 0.026 l 0.425 0.525 0.017 0.021 v-type 8l dfn 3x3 package d 1 e a a1 a3 d2 e2 l b e

▲Up To Search▲

Price & Availability of RT9186AGF

	To Download RT9186AGF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .